ABSTRACT Structural modifications of 5-nm node nanosheet FETs (NSFETs) were quantitatively analyzed using fully calibrated TCAD. The NSFETs with crescent inner spacer improve the short-channel effects by increasing effective gate lengths but also increase the parasitic capacitances by greater outer fringing electric field. The NSFETs with a crescent inner spacer and slanted source/drain (S/D) increase the physical gate lengths of bottom NS channel, but the anisotropic over-etching of substrate regions induces punchthrough effect at the bottom transistor. Bottom isolation by depositing dielectrics prior to S/D formation is effective to eliminate the punchthrough effect as well as to attain shorter RC delay by better electrostatics and parasitic capacitance reduction. In addition, the isolated S/D NSFETs without punchthrough stopper decrease parasitic and gate capacitances further at the frequency greater than 600 MHz at which the inversion carriers are not formed at the bottom transistor. Thus, although the crescent inner spacer and slanted S/D structure are unintendedly formed under process, these modifications lead to the performance boosting and the process simplicity of the 5-nm node NSFETs.
I. INTRODUCTION
Si fin field-effect transistors (FinFETs) have been scaled down to 10-nm node successfully by narrowing fin with high aspect ratio and optimizing metal-lines (M0) [1] . However, under device scaling, increase of sub-fin leakage and decrease of contact area along with fin depopulation degrade power and performance critically [2] . Gate-allaround FETs improve the short-channel effects (SCEs) by wrapping around the channel, but there are performance bottlenecks by small effective widths (W eff ) and AC performance degradation [3] .
In the meantime, three-stacked nanosheet FETs (NSFETs) have been introduced to attain greater current drivability and better SCEs [4] . Wider W eff of NSFETs under the same The associate editor coordinating the review of this manuscript and approving it for publication was Rahul A. Trivedi .
footprint enabled the performance boosting by increasing drive currents and decreasing parasitic capacitances (C para ) out of gate capacitances (C gg ) [5] , [6] . However, structural concerns of the NSFETs that can affect the performance estimation in the following technology node have not been analyzed in detail.
In this work, the 5-nm node NSFETs having different, but realistic structures are investigated using fully-calibrated 3-D TCAD. After evaluating the structural effects of the NSFETs, a promising structure is suggested in the perspective of device performance.
II. DEVICE STRUCTURE AND SIMULATION METHOD
5-nm node NSFETs were simulated using Sentaurus TCAD [7] . Drift-diffusion transport model was calculated with Poisson and carrier continuity equations selfconsistently. Density-gradient model was used to consider the quantum confinements of the NS channels. Carrier mobility and recombination models used in this work were equivalent to [8] . Deformation potential model was used to consider the changes of energy bandgap, effective mass, and effective density-of-states by the stress. Fig. 1a shows a schematic diagram of 5-nm node NSFETs. Detailed simulated process flow of NSFETs is specified in [9] . Diamond-shaped source/drain (S/D) epi wrapped with 5-nm-thick NiSi was used. M0 region consisted of Co metal, 2-nm-thick Ti liner (250 µ · cm), and 3-nm-thick TiN barrier (350 µ · cm) [10] . There were several structural concerns under the NSFET process ( Fig. 1b) : crescent innerspacer (IS), slanted S/D, and isolated S/D. Crescent IS is formed because some of Ge atoms diffuse toward Si NS channels under STI annealing and make etching rates of NS spacing different between the middle and the corner [4] . Slanted S/D epi is formed because anisotropic etching is not ideally vertical. Isolated S/D is introduced to remove the bottom leakage current. Fig. 2 shows the TCAD results calibrated to the 10-nm node FinFETs [1] . Ballistic coefficient and saturation velocity were finely tuned by Monte Carlo simulation. Several mobility parameters related to surface roughness scattering were then tuned to fit the drain currents (I ds ) at on-state. Contact resistivity at the NiSi interface was 5 × 10 −9 · cm 2 . S/D regions were highly doped with phosphorus (boron) at 10 20 (5 × 10 20 ) cm −3 for NFETs (PFETs), and channel was undoped at 10 15 cm −3 . Table I defines all the geometrical parameters of the NSFETs as in [11] . Fig. 3 shows the transfer characteristics of the 5-nm node NSFETs having four different structures at the operation voltage (V DD ) of 0.7 V. Off-state currents (I off ) were fixed to 0.1 nA for standard performance (SP) applications. Slanted S/D NSFETs have high leakage currents due to the punch-through effects at the bottom transistors. Except (3), as the NSFET structure changes from (1) to (4) as shown in Fig. 1 , subthreshold swing (SS) and drain-induced barrier lowering (DIBL) are improved. Crescent IS structure increases outer-fringing field at the S/D extension and lengthens the effective gate length (L eff ), which is a similar effect as the high-k spacer devices [12] . Slanted S/D structure with bottom isolation (=isolated S/D) increases the L g of the bottom NS channel and reduces SS and DIBL under the same footprint. Thus, these unintended structural modifications are helpful to improve the SCEs in the 5-nm node. Fig. 4 shows on-state currents (I on ) and stresses along the channel direction (S ZZ ). I on and C gg are extracted at the gate (V gs ) and drain (V ds ) voltages of V DD , and RC delay is calculated as C gg V DD /I on . Crescent IS NFETs have smaller I on than do the reference devices, whereas the PFETs are the opposite. Crescent IS NFETs do not improve the Isolated S/D NSFETs improve the SCEs much by increasing the L g , but the I on values of P-and NFETs show different aspects. As the structure changes from the reference to isolated S/D, PFETs decrease the |S ZZ | greatly from 2.20 to 1.52 GPa. The bottom NS has elongated L g as well as dwindled S/D epi, losing the |S ZZ | critically (Fig. 4b) . Isolated S/D NFETs, however, have larger |S ZZ | than do the reference devices because the gate of crescent IS encircles NS channels greatly and increases the S ZZ [10] . By means of improved SCEs and high S ZZ , the NFETs have larger I on . Interestingly, isolated S/D NSFETs with the punch-through stopper (PTS) doping of 2×10 18 and 10 15 cm −3 have the same I on . Fig. 5a shows the gate capacitances of reference, crescent IS, and isolated S/D NSFETs at the frequency of 1 MHz. Crescent IS NSFETs increase the C para due to greater outerfringing field [13] , but isolated S/D devices reduce the C para by separating S/D epi from the bottom. Lower PTS doping reduces the C para much, but increases the C gg at high V gs especially for PFETs.
III. RESULTS AND DISCUSSION
This C gg increase is understood by carrier density profile at on-state in Fig. 5b . The 1-MHz frequency is large enough for minority carriers to follow the response by the V gs . The electron (hole) lifetimes are 9.00 (2.73) µs and 55.6 (17.5) ns at the PTS doping of 10 15 and 2×10 18 cm −3 , respectively. Carriers are not generated at the bottom transistor having larger threshold voltage than do the NS channels. Instead, the carriers are generated at the bottom corner by high electric field from the S/D epi. As the electric field becomes larger by higher S/D doping or/and lower PTS doping, more carriers are generated and thus larger C gg is obtained.
Although the PFETs with the PTS doping of 10 15 cm −3 have high C gg , substantial decrease of C gg at high frequency alleviates this concern (Fig. 6) . The frequency that the holes can not follow the V gs response is about 600 MHz, which is slower than the operation speed of CMOS inverter and SRAM [14] . Therefore, the isolated S/D NSFETs with undoped PTS are advantageous not only to decrease the C gg but also to do the reliable process by eliminating PTS doping process. Fig. 7 summarizes RC delay of all the NSFETs. Crescent IS NSFETs have larger C gg than any other structures and degrade the RC delay in spite of the improved SCEs. Although bottom isolation decreases the |S ZZ | greatly, better SCEs and smaller C gg reduce the RC delay of both P-and NFETs for all the applications. 
IV. CONCLUSION
Structural effects of 5-nm node NSFETs were analyzed thoroughly using fully-calibrated TCAD simulations. Crescent IS structure decreases SS and DIBL, but also increases the C para by greater outer-fringing field. Slanted S/D structure with bottom isolation increases the L g of the bottom NS channel, which improves the SCEs further and thus RC delay in spite of |S ZZ | reduction for PFETs within the same footprint. Also, lower PTS doping decreases the C para and C gg at normal CMOS operating frequency greater than 600 MHz. Thus, the unintended structural modifications achieve the decent DC/AC performance and the PTS-free process that prevents the NS surface damage, decreases the fabrication cost, and avoids the variability concerns by PTS.
